Audio Clocks On SAM9X60


Introduction

In current SAM9X60 design, there is no exclusive fractional PLL for audio applications. Nevertheless, we can still reconfigure PLLA in at91bootstrap to generate the audio clocks required by our audio peripherals. In the absence of the Audio PLL, the audio peripherals use PLLA to generate the Generic clock, just like the rest of the peripherals do. This leads to imprecise clocks for the audio peripherals, which, in the end, results in clicks and pops on the audio streams. To fix this, the PLLA can be configured in the AT91Bootstrap to generate a clock closer to (or exactly) what the audio peripherals require. Please use the attached AT91Bootstrap GIT patches to adjust PLLA for the required audio peripheral.

TIP For details on how to apply a git patch, please reference git-am

I2S GIT patch

The I2S patch will make PLLA generate a clock of (48 * Main Crystal Oscillator) / 2. On SAM9X60-EK there is a 24 MHz Crystal, so PLLA will generate a clock of 576 MHz. In the end, this will help provide a Generic clock of 1.536 KHz required by I2S to capture/playback a 48 KHz audio stereo stream with S16_LE format (48 * 2 * 16). For different sampling frequencies, channel number or audio format, different values are required for PLLA.

ALERT! This GIT patch will change the CPU clock to 576 MHz and Master clock to 192 MHz

ALERT! This patch is required only if the I2S is configured as master (generates I2SMCC_MCK, I2SMCC_CK or I2SMCC_WS)

CLASSD GIT patch

The CLASSD patch will make PLLA generate a clock of (49 + 637,534×10³/2^22) * Main Crystal Oscillator) / 2. On SAM9X60-EK there is a 24 MHz Crystal, so PLLA will generate a clock of 588 MHz. In the end, this will help provide a Generic clock of 96 MHz, close to the CLASSD's DSP clock of 12.288 KHz (* 8) to playback a 48 KHz audio mono stream with S16_LE format. For different sampling frequencies, channel number or audio format, we will need different values for PLLA.

ALERT! This GIT patch will change the CPU clock to 588 MHz and Master clock to 196 MHz

WebFaqBaseForm
Boards Sam9x60EK
Components AT91Bootstrap
Summary How to configure PLLA in AT91bootstrap to generate clocks for SAM9X60
Topic attachments
I Attachment Action Size Date Who Comment
Unknown file formatpatch 0001-sam9x60-Configure-fractional-PLLA-for-CLASSD.patch manage 1.2 K 2020-02-18 - 13:37 UnknownUser at91bootstrap patch to configure PLLA for audio over CLASSD
Unknown file formatpatch 0001-sam9x60-Configure-fractional-PLLA-for-I2S-audio.patch manage 1.0 K 2020-02-18 - 13:35 UnknownUser at91bootstrap patch to configure PLLA for audio over I2S
r3 - 27 May 2020 - 12:54:24 - CodrinCiubotariu
 
Linux & Open Source for AT91 Microchip Microprocessors

Copyright © by the contributing authors. All material on this collaboration platform is the property of the contributing authors.

Linux® is the registered trademark of Linus Torvalds in the U.S. and other countries.

Microchip® and others, are registered trademarks or trademarks of Microchip Technology Inc. and its subsidiaries. This site is powered by the TWiki collaboration platform

Arm® and others are registered trademarks or trademarks of Arm Limited (or its affiliates). Other terms and product names may be trademarks of others.

Ideas, requests, contributions ? Connect to LinksToCommunities page.

Syndicate this siteRSS ATOM